Spend $50 to get a free movie!
ISBN-10: 1402084455
ISBN-13: 9781402084454
Edition: 2008
List price: $159.00
Mkt
30 day, 100% satisfaction guarantee!
This item will ship on
Wednesday, October 4.
what's this?
Rush Rewards U
Members Receive:
You have reached 400 XP and carrot coins. That is the daily max!
Description:
"This textbook is structured as a step-by-step course of study along the lines of a VLSI IC design project." "In a nominal schedule of 12 weeks, two days and about 10 hours per week, the entire verilog language is presented, from the basics to everything necessary for synthesis of an entire 70,000 transistor, full-duplex serializer-deserializer, including synthesizable PLLs." "Digital VLSI Design with Verilog is all an engineer needs for in-depth understanding of the verilog language: Syntax, synthesis semantics, simulation, and test. Complete solutions for the 27 labs are provided on the accompanying CD-ROM. For a reader with access to appropriate electronic design tools, all solutions can… be developed, simulated, and synthesized as described in the book." "A partial list of design topics includes design partitioning, hierarchy decomposition, safe coding styles, back-annotation, wrapper modules, concurrency, race conditions, assertion-based verification, clock synchronization, and design for test." "Coverage of specific devices includes basic discussion and exercises on flip flops, latches, combinational logic, muxes, counters, shift-registers, decoders, state machines, memories (including parity and ECC), FIFOs, and PLLs. Verilog specify blocks, with their path delays and timing checks, are also covered."--BOOK JACKET.