Verilogï¿½ Quickstart A Practical Guide to Simulation and Synthesis in Verilog
Edition: 3rd 2002 (Revised)
List price: $229.99
Buy it from $144.51
This item qualifies for FREE shipping
*A minimum purchase of $35 is required. Shipping is provided via FedEx SmartPost® and FedEx Express Saver®. Average delivery time is 1 – 5 business days, but is not guaranteed in that timeframe. Also allow 1 - 2 days for processing. Free shipping is eligible only in the continental United States and excludes Hawaii, Alaska and Puerto Rico. FedEx service marks used by permission."Marketplace" orders are not eligible for free or discounted shipping.
30 day, 100% satisfaction guarantee
If an item you ordered from TextbookRush does not meet your expectations due to an error on our part, simply fill out a return request and then return it by mail within 30 days of ordering it for a full refund of item cost.
Learn more about our returns policy
Description: From a review of the Second Edition ' If you are new to the field and want to know what "all this Verilog stuff is about," you've found the golden goose. The text here is straight forward, complete, and example rich -mega-multi-kudos to the author James Lee. Though not as detailed as the Verilog reference guides from Cadence, it likewise doesn't suffer from the excessive abstractness those make you wade through. This is a quick and easy read, and will serve as a desktop reference for as long as Verilog lives. Best testimonial: I'm buying my fourth and fifth copies tonight (I've loaned out/lost two of my others). ' Zach Coombes, AMD
Rush Rewards U
You have reached 400 XP and carrot coins. That is the daily max!
Limited time offer:
Get the first one free!
All the information you need in one place! Each Study Brief is a summary of one specific subject; facts, figures, and explanations to help you learn faster.
List price: $229.99
Copyright year: 2002
Publication date: 5/2/2005
Size: 5.75" wide x 9.25" long x 0.75" tall
|List of Figures|
|List of Examples|
|List of Tables|
|Introduction to the Verilog Language|
|Starting Procedural Modeling|
|System Tasks for Displaying Results|
|Creating Combinatorial and Sequential Logic|
|Procedural Flow Control|
|Tasks and Functions|
|Advanced Procedural Modeling|
|Modeling Style Trade-Offs|
|Test Benches and Test Management|
|Debugging a Design|
|App. A: Gate-Level Details|