Verilogï¿½ Quickstart A Practical Guide to Simulation and Synthesis in Verilog

Name: Verilogï¿½ Quickstart A Practical Guide to Simulation and Synthesis in Verilog
Availability: InStock
ISBN: 9780792376729

ISBN-10: 0792376722

ISBN-13: 9780792376729

Edition: 3rd 2002 (Revised)

Authors: James M. Lee

List price: $169.99

30 day, 100% satisfaction guarantee!

Rent eBooks

30 day rental: $47.70 Expiration date: 5/27/2024

120 day rental: $95.40 Expiration date: 8/25/2024

180 day rental: $103.35 Expiration date: 10/24/2024

Marketplace

1 new & used from $139.71

what's this?

Rush Rewards U
Members Receive:

You have reached 400 XP and carrot coins. That is the daily max!

Description:

From a review of the Second Edition ' If you are new to the field and want to know what "all this Verilog stuff is about," you've found the golden goose. The text here is straight forward, complete, and example rich -mega-multi-kudos to the author James Lee. Though not as detailed as the Verilog reference guides from Cadence, it likewise doesn't suffer from the excessive abstractness those make you wade through. This is a quick and easy read, and will serve as a desktop reference for as long as Verilog lives. Best testimonial: I'm buying my fourth and fifth copies tonight (I've loaned out/lost two of my others). ' Zach Coombes, AMD

Book details

List price: $169.99
Edition: 3rd
Copyright year: 2002
Publisher: Springer
Publication date: 3/31/2002
Binding: Hardcover
Pages: 356
Size: 6.10" wide x 9.25" long x 0.75" tall
Weight: 1.386
Language: English



List of Figures


List of Examples


List of Tables



Introduction



Introduction to the Verilog Language



Structural Modeling



Starting Procedural Modeling



System Tasks for Displaying Results



Data Objects



Procedural Assignments



Operators



Creating Combinatorial and Sequential Logic



Procedural Flow Control



Tasks and Functions



Advanced Procedural Modeling



User-Defined Primitives



Parameterized Modules



State Machines



Modeling Tips



Modeling Style Trade-Offs



Test Benches and Test Management



Model Organization



Common Errors



Debugging a Design



Code Coverage


App. A: Gate-Level Details


Index