Skip to content

Designer's Guide to Asynchronous VLSI

Spend $50 to get a free DVD!

ISBN-10: 0521872448

ISBN-13: 9780521872447

Edition: 2010

Authors: Peter A. Beerel, Recep O. Ozdag, Marcos Ferretti

List price: $209.95
Blue ribbon 30 day, 100% satisfaction guarantee!
Out of stock
what's this?
Rush Rewards U
Members Receive:
Carrot Coin icon
XP icon
You have reached 400 XP and carrot coins. That is the daily max!

Customers also bought

Book details

List price: $209.95
Copyright year: 2010
Publisher: Cambridge University Press
Publication date: 2/4/2010
Binding: Hardcover
Pages: 352
Size: 7.00" wide x 9.75" long x 0.75" tall
Weight: 1.848
Language: English

Recep O. Ozdag is IC Design Manager at Fulcrum Microsystems and a part-time Lecturer at USC, where he received his Ph.D. in 2004. He is a recipient of the British Chevening Scholarship, the Turkish Ministry of Education Post-Graduate Scholarship and the Turkish Higher Education Council Scholarship.

Marcos Ferretti Co-Founded PST Electronica, Brazil - an automotive electronic systems manufacturing company - where he is currently Engineering Director and Vice President. He received his Ph.D. from USC in 2004 and was co-recipient of the USC Electrical Engineering-Systems Best Paper Award in the same year.

Synchronous design basics
Challenges in synchronous design
Asynchronous design basics
Asynchronous design flows
Potential advantages of asynchronous design
Challenges in asynchronous design
Organization of the book
Channel-based asynchronous design
Asynchronous channels
Sequencing and concurrency
Asynchronous memories and holding state
Design examples
Modeling channel-based designs
Communicating sequential processes
Using asynchronous-specific languages
Using software programming languages
Using existing hardware design languages
Modeling channel communication in Verilog
Implementing VerilogCSP macros
Debugging in VerilogCSP
Summary of VerilogCSP macros
Pipeline performance
Block metrics
Linear pipelines
Pipeline loops
Forks and joins
More complex pipelines
Performance analysis and optimization
Petri nets
Modeling pipelines using channel nets
Performance analysis
Performance optimization
Advanced topic: stochastic performance analysis
Deadlock caused by incorrect circuit design
Deadlock caused by architectural token mismatch
Deadlock caused by arbitration
A taxonomy of design styles
Delay models
Timing constraints
Input-output mode versus fundamental mode
Logic styles
Datapath design
Design flows: an overview of approaches
Synthesis-based controller design
Fundamental-mode Huffman circuits
STG-based design
Micropipeline design
Two-phase micropipelines
Four-phase micropipelines
True-four-phase pipelines
Delay line design
Other micropipeline techniques
Syntax-directed translation
Handshake components
Translation algorithm
Control component implementation
Datapath component implementations
Peephole optimizations
Design examples
Quasi-delay-insensitive pipeline templates
Weak-conditioned half buffer
Precharged half buffer
Precharged full buffer
Why input-completion sensing?
Reduced-stack precharged half buffer (RSPCHB)
Reduced-stack precharged full buffer (RSPCFB)
Quantitative comparisons
Token insertion
Timed pipeline templates
Williams' PS0 pipeline
Lookahead pipelines overview
Dual-rail lookahead pipelines
Single-rail lookahead pipelines
High-capacity pipelines (single-rail)
Designing non-linear pipeline structures
Lookahead pipelines (single-rail)
Lookahead pipelines (dual-rail)
High-capacity pipelines (single-rail)
Simulation results
Single-track pipeline templates
GasP bundled data
Pulsed logic
Single-track full-buffer template
STFB pipeline stages
STFB standard-cell implementation
Back-end design flow and library development
The evaluation and demonstration chip
Conclusions and open questions
Asynchronous crossbar
Fulcrum's Nexus asynchronous crossbar
Clock domain converter
Design example: the Fano algorithm
The Fano algorithm
The asynchronous Fano algorithm
An asynchronous semi-custom physical design flow