Skip to content

Hardware Design Verification Simulation and Formal Method-Based Approaches

Spend $50 to get a free DVD!

ISBN-10: 0137010923

ISBN-13: 9780137010929

Edition: 2005

Authors: William K. Lam

List price: $183.95
Blue ribbon 30 day, 100% satisfaction guarantee!
Out of stock
what's this?
Rush Rewards U
Members Receive:
Carrot Coin icon
XP icon
You have reached 400 XP and carrot coins. That is the daily max!


The Practical, Start-to-Finish Guide to Modern Digital Design Verification As digital logic designs grow larger and more complex, functional verification has become the number one bottleneck in the design process. Reducing verification time is crucial to project success, yet many practicing engineers have had little formal training in verification, and little exposure to the newest solutions.Hardware Design Verificationsystematically presents today's most valuable simulation-based and formal verification techniques, helping test and design engineers choose the best approach for each project, quickly gain confidence in their designs, and move into fabrication far more rapidly. College…    
Customers also bought

Book details

List price: $183.95
Copyright year: 2005
Publisher: Pearson Education, Limited
Publication date: 1/15/2009
Binding: Paperback
Pages: 624
Size: 7.00" wide x 9.10" long x 1.30" tall
Weight: 2.156
Language: English

About the Author
Chapter 1
What Is Design Verification?
The Basic Verification Principle
Verification Methodology
Simulation-Based Verification versus Formal Verification
Limitations of Formal Verification
A Quick Overview of Verilog Scheduling and Execution Semantics
Coding for Verification
Functional Correctness
Timing Correctness
Simulation Performance
Portability and Maintainability
"Synthesizability," "Debugability," and General Tool Compatibility
Cycle-Based Simulation
Hardware Simulation/Emulation
Two-State and Four-State Simulation
Design and Use of a Linter
Simulator Architectures and Operations
The Compilers
The Simulators
Simulator Taxonomy and Comparison
Simulator Operations and Applications
Incremental Compilation
Test Bench Organization and Design
Anatomy of a Test Bench and a Test Environment
Initialization Mechanism
Clock Generation and Synchronization
Stimulus Generation
Response Assessment
Verification Utility
Test Bench-to-Design Interface
Common Practical Techniques and Methodologies
Test Scenarios, Assertions, and Coverage
Hierarchical Verification
Test Plan
Pseudorandom Test Generator
SystemVerilog Assertions
Verification Coverage
Debugging Process and Verification Cycle
Failure Capture, Scope Reduction, and Bug Tracking
Simulation Data Dumping
Isolation of Underlying Causes
Design Update and Maintenance: Revision Control
Regression, Release Mechanism, and Tape-out Criteria
Formal Verification Preliminaries
Sets and Operations
Relation, Partition, Partially Ordered Set, and Lattice
Boolean Functions and Representations
Boolean Functional Operators
Finite-State Automata and Languages
Decision Diagrams, Equivalence Checking, and Symbolic Simulation