Skip to content

MIPS RISC Architecture

Spend $50 to get a free DVD!

ISBN-10: 0135904722

ISBN-13: 9780135904725

Edition: 2nd 1992

Authors: Gerry Kane, Joseph Heinrich

List price: $105.00
Shipping box This item qualifies for FREE shipping.
Blue ribbon 30 day, 100% satisfaction guarantee!
what's this?
Rush Rewards U
Members Receive:
Carrot Coin icon
XP icon
You have reached 400 XP and carrot coins. That is the daily max!

Description:

A complete reference manual to the MIPS RISC architecture, this book describes the user Instruction Set Architecture (ISA), by the R2000, R3000, R4000, and R6000 (collectively known as the R-Series) processors, together with an extension to this ISA. Focusing on the new R4000 and R6000 chips, this book is organized into two major sections: Chapters 1 through 6 describe the characteristics of the CPU, while Chapter 7 through 9 describe the Floating Point Unit (FPU). This book describes the general characteristics and capabilities of each RISC processor, along with a description of the programming model, memory management unit (MMU), and the registers associated with each processor. Also included is an overview of the underlying concepts that distinguish RISC architecture from Complex Instruction Set Computer (CISC) architecture.
Customers also bought

Book details

List price: $105.00
Edition: 2nd
Copyright year: 1992
Publisher: Prentice Hall PTR
Publication date: 9/1/1991
Binding: Paperback
Pages: 544
Size: 7.25" wide x 9.50" long x 1.00" tall
Weight: 1.584

RISC Architecture: An Overview
MIPS Processor Architecture Overview
CPU Instruction Set Summary
Memory Management System
Caches
Exception Processing
FPU Overview
FPU Instruction Set Summary and Instruction Pipeline
Floating Point Exceptions
Appendixes
Index