Advanced Digital Logic Design Using VHDL, State Machines, and Synthesis for FPGA's

ISBN-10: 0534466028
ISBN-13: 9780534466022
Edition: 2006
Authors: T. Lee, Sunggu Lee
List price: $219.95
30 day, 100% satisfaction guarantee

If an item you ordered from TextbookRush does not meet your expectations due to an error on our part, simply fill out a return request and then return it by mail within 30 days of ordering it for a full refund of item cost.

Learn more about our returns policy

Description: This textbook is intended to serve as a practical guide for the design of complex digital logic circuits such as digital control circuits, network interface circuits, pipelined arithmetic units, and RISC microprocessors. It is an advanced digital  More...

what's this?
Rush Rewards U
Members Receive:
coins
coins
You have reached 400 XP and carrot coins. That is the daily max!
You could win $10,000

Get an entry for every item you buy, rent, or sell.

Study Briefs

Limited time offer: Get the first one free! (?)

All the information you need in one place! Each Study Brief is a summary of one specific subject; facts, figures, and explanations to help you learn faster.

Add to cart
Study Briefs
Italian Grammar Online content $4.95 $1.99
Add to cart
Study Briefs
Portuguese Grammar Online content $4.95 $1.99
Add to cart
Study Briefs
Spanish Grammar Online content $4.95 $1.99
Add to cart
Study Briefs
German Grammar Online content $4.95 $1.99

Customers also bought

Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading

Book details

List price: $219.95
Copyright year: 2006
Publisher: Course Technology
Publication date: 4/25/2005
Binding: Hardcover
Pages: 512
Size: 7.25" wide x 9.25" long x 0.75" tall
Weight: 1.936
Language: English

This textbook is intended to serve as a practical guide for the design of complex digital logic circuits such as digital control circuits, network interface circuits, pipelined arithmetic units, and RISC microprocessors. It is an advanced digital logic design textbook that emphasizes the use of synthesizable VHDL code and provides numerous fully worked-out practical design examples including a Universal Serial Bus interface, a pipelined multiply-accumulate unit, and a pipelined microprocessor for the ARM THUMB architecture.

Sunggu Lee received the B.S.E.E. degree with highest distinction from the University of Kansas, Lawrence, in 1985 and the M.S.E. and Ph.D. degrees from the University of Michigan, Ann Arbor, in 1987 and 1990, respectively. He is currently an Associate Professor in the Department of Electronic and Electrical Engineering at the Pohang University of Science and Technology (POSTECH), Pohang, Korea. Prior to this appointment, he was an Assistant Professor in the Department of Electrical Engineering at the University of Delaware in Newark, Delaware, U.S.A. From June 1997 to June 1998, he spent one year as a Visiting Scientist at the IBM T. J. Watson Research Center. His research interests are in parallel computing using clusters, fault-tolerant computing, and real-time computing.

Preface
Condensed Overview of Introductory Digital Logic Design
Number Formats
Combinational Logic
Combinational Logic Devices
Combinational Logic Circuit Design
Sequential Logic
Sequential Logic Devices
Synchronous Sequential Circuit Design
Hazards and Glitches
Mestastability
Digital Logic Design Using Hardware Description Languages
Hardware description Languages
Design Flow
Synthesis
Register Transfer Level Notation
Logic Simulation
Properties of Actual Circuits
Introduction to VHDL and Test Benches
Overview
VHDL Basics
Entity and Architecture
Signals, Data, Types, Constants and Operators
Libraries and Packages
Structural and Behavioral
Testing and the Test Bench
Manufacturing Testing
Functional Testing
Test Benches
VHDL Test Bench
More Advanced VHDL Concepts
Concurrent and Sequential VHDL
Variables and Signals
Delay Modeling
Attributes
Procedures and Functions
Generics and Modeling a Bidirectional Bus
Construction of Complete VHDL Programs
Combinational Logic Circuits
Sequential Logic Circuits
Behavioral Modeling of More Complex Circuits
High-Level VHDL Coding for Synthesis
Register Transfer Level Notation
Combinational Logic Synthesis
Using Concurrent Signal Assignment Statements for Combinational Logic
Using Process Blocks for Combinational Logic
Complex Combinational Logic Example
Sequential Logic Synthesis
Synthesis Heuristics
Synthesis Using a Commercial Tool
High-Level VHDL Coding
State Machine Design
Manual State Machine Design
Pseudocode
RTL Program
Datapath
State Diagram
Control Logic
State Machine Design Using ASM Charts
Automatic Synthesis-Based State Machine Design
Automatic Synthesis-Based Design Procedure
Algorithm to HDL Code Conversion
Design Example: Vending Machine
Automatic State Machine Design for a Vending Machine
Manual State Machine Design for a Vending Machine
Timing Diagram
Correspondence Between Automatic and Manual Designs
Design Example: LCD Controller
Target LCD Module
VHDL Solution
FPGA and Other Programmable Logic Devices
Programmable Logic Devices
Circuit Customization
Programmable Logic Arrays
Programmable Read Only Memories
Programmable AND-Array Logic
Field Programmable Gate Arrays
Gate Arrays
FPGA Overview
Xilinx FPGA Example
FPGA Configuration
Xilinx Spartan-II FPGA Configuration Example
Boundary Scan
Design of a USB Protocol Analyzer
Overview of USB Full-Speed Mode
Packet Transfer Protocol
Initialization Sequence
Physical Layer Interface
USB Packets
Cyclic Redundancy Checks
Observation of Actual USB Signals
Design Overview
State Machine
Subcircuit Partitioning
VHDL Solution
Digital Phase Locked Loop
NRZI-to-Binary Converter
CRC Checker Subcircuits
Packet ID Recognizer
State Machine Subcircuit
Top-Level Circuit
Test Bench Code for Entire Circuit
Simulation Results
Design of Fast Arithmetic Units
Adder Designs
Ripple Carry adder
Carry Lookahead Adder
Carry Save Adder
Multiplier Designs
Combinational Multiplier
Sequential Multiplier
Fast Multiplication
Multiply-Accumulate Units
Pipelined Functional Units
Introduction to Pipelining
Pipelined Multiply-Accumulate Units
HDL Implementations
HDL Implementation Overview
HDL Design for a Pipelined Multiply-Accumulate Unit
Test Bench and Simulation Results
Design of a Pipelined RISC Microprocessor
Introduction to Microprocessors
Reduced Instruction Set C

×
Free shipping on orders over $35*

*A minimum purchase of $35 is required. Shipping is provided via FedEx SmartPost® and FedEx Express Saver®. Average delivery time is 1 – 5 business days, but is not guaranteed in that timeframe. Also allow 1 - 2 days for processing. Free shipping is eligible only in the continental United States and excludes Hawaii, Alaska and Puerto Rico. FedEx service marks used by permission."Marketplace" orders are not eligible for free or discounted shipping.

Learn more about the TextbookRush Marketplace.

×