SystemVerilog for Design A Guide to Using SystemVerilog for Hardware Design and Modeling

Name: SystemVerilog for Design A Guide to Using SystemVerilog for Hardware Design and Modeling
Availability: InStock
ISBN: 9780387333991

ISBN-10: 0387333991

ISBN-13: 9780387333991

Edition: 2nd 2006 (Revised)

Authors: Stuart Sutherland, Simon Davidmann, Peter Flake, Phil Moorby

List price: $189.00

This item qualifies for FREE shipping.

30 day, 100% satisfaction guarantee!

Semester Rental: $111.19 Due date: 8/14/2024

Rental notice: supplementary materials (access codes, CDs, etc.) are not guaranteed with rental orders.

Buy new: $170.98

Marketplace

3 new & used from $94.01

what's this?

Rush Rewards U
Members Receive:

You have reached 400 XP and carrot coins. That is the daily max!

Description:

SystemVerilog is a rich set of extensions to the IEEE 1364-2001 Verilog Hardware Description Language (Verilog HDL). These extensions address two major aspects of HDL-based design. First, modeling very large designs with concise, accurate, and intuitive code. Second, writing high-level test programs to efficiently and effectively verify these large designs. The first edition of this book addressed the first aspect of the SystemVerilog extensions to Verilog. Important modeling features were presented, such as two-state data types, enumerated types, user-degined types, structures, unions, and interfaces. Emphasis was placed on the proper usage of these enhancements for simulation and…

Book details

List price: $189.00
Edition: 2nd
Copyright year: 2006
Publisher: Springer
Publication date: 7/20/2006
Binding: Hardcover
Pages: 418
Size: 6.25" wide x 9.25" long x 1.00" tall
Weight: 1.958
Language: English




Introduction to SystemVerilog



SystemVerilog declaration spaces



SystemVerilog literal values and built-in data types



SystemVerilog user-defined and enumerated types



SystemVerilog arrays, structures and unions



SystemVerilog procedural blocks, tasks and functions



SystemVerilog procedural statements



Modeling finite state machines with SystemVerilog



SystemVerilog design hierarchy



SystemVerilog interfaces



A complete design modeled with SystemVerilog



Behavioral and transaction level modeling



The SystemVerilog formal definition (BNF)



Verilog and SystemVerilog reserved keywords



A history of SUPERLOG, the beginning of SystemVerilog