Learning VHDL with WARP2

Name: Learning VHDL with WARP2
Price: 5.67 USD
Availability: InStock
ISBN: 9780201895735

ISBN-10: 0201895730

ISBN-13: 9780201895735

Edition: 1996

Authors: Cypress Semiconductor Staff, Kevin Skahill

List price: $80.00

30 day, 100% satisfaction guarantee!

Marketplace

2 new & used from $5.67

what's this?

Rush Rewards U
Members Receive:

You have reached 400 XP and carrot coins. That is the daily max!

Description:

This book provides a focused, hands-on introduction to using VHDL and programmable logic to solve design problems. Whether you are a student looking for a dynamic, real-world introduction to an industry standard HDL, or a professional engineer, VHDL for Programmable Logic will be an indispensable resource.

Book details

List price: $80.00
Copyright year: 1996
Publisher: Prentice Hall PTR
Publication date: 6/13/1996
Binding: Mixed Media
Pages: 600
Size: 8.00" wide x 9.75" long x 1.25" tall
Weight: 2.486
Language: English




Introduction


Why Use VHDL? Shortcomings


Using VHDL for Design Synthesis


Design Tool Flow


Our System


Font Conventions



Programmable Logic Primer


Introduction


Why Use Programmable Logic? What Is a Programmable Logic Device? Simple PLDs


What Is a CPLD? What Is an FPGA? PREP Benchmarks


Future Direction of Programmable Logic



Entities and Architectures


A Simple Design


Design Entities


Identifiers, Data Objects, Data Types, and Attributes


Common Errors



Creating Combinational and Synchronous Logic


Design Example


Combinational Logic


Synchronous Logic


Designing a FIFO


Common Errors


Test Benches



State Machine Designs


A Simple Design Example


A Memory Controller


Mealy State Machines


Additional Design Considerations



Hierarchy in Large Designs


Case Study: The AM



Case Study: A 100BASE--T4 Network Repeater



Functions and Procedures


Functions


Procedures


About Subprograms



Synthesis and Design Implementation


Design Implementation: An Example


Synthesis and Fitting


CPLDs: A Case Study


FPGAs: A Case Study



Optimizing Datapaths


Pipelining


Resource Sharing


Magnitude Comparators


Fast Counters



Creating Test Benches


Approaches to Writing Test Benches


Overloaded Read and Write Procedures


Afterword


Review


Where To Go from Here



Viewing On-line Documentation and Installing Warp



Reserved Words



STD_logic_1164 Package



Quick Reference Guide


Glossary


Bibliography


Index