Skip to content

Art of Analog Layout

Best in textbook rentals since 2012!

ISBN-10: 0130870617

ISBN-13: 9780130870612

Edition: 2001

Authors: Roy Alan Hastings

List price: $112.00
Blue ribbon 30 day, 100% satisfaction guarantee!
what's this?
Rush Rewards U
Members Receive:
Carrot Coin icon
XP icon
You have reached 400 XP and carrot coins. That is the daily max!

For courses in Analog Layout. The first textbook in the field. This text provides students with a broad understanding of the issues involved in successfully laying out analog integrated circuitsranging from the mechanics of layout to essential information about many related areas, such as device physics, processing, failure modes and effects, device operation, parasitics, and matching. It emphasizes practical knowledge.
Customers also bought

Book details

List price: $112.00
Copyright year: 2001
Publisher: Prentice Hall PTR
Publication date: 10/18/2000
Binding: Hardcover
Pages: 539
Size: 8.25" wide x 10.25" long x 1.00" tall
Weight: 2.596
Language: English

Device Physics
Semiconductors
Generation and Recombination
Extrinsic Semiconductors
Diffusion and Drift
PN Junctions
Depletion Regions
PH Diodes
Schottky Diodes
Zener Diodes
Ohmic Contacts
Bipolar Junction Transistors
Beta
I-V Characteristics
MOS Transistors
Threshold Voltage
I-V Characteristics
JFET Transistors
Semiconductor Fabrication
Silicon Manufacture
Crystal Growth
Wafer Manufacturing
The Crystal Structure of Silicon
Photolithography
Photoresists
Photomasks and Reticles
Patterning
Oxide Growth and Removal
Oxide Growth and Deposition
Oxide Removal
Other Effects of Oxide Growth and Removal
Local Oxidation of Silicon (LOCOS)
Diffusion and Ion Implantation
Diffusion
Other Effects of Diffusion
Ion Implantation
Silicon Deposition
Epitaxy
Polysilicon Deposition
Metallization
Deposition and Removal of Aluminum
Refractory Barrier Metal
Silicidation
Interlevel Oxide, Interlevel Nitride, and Protective Overcoat
Assembly
Mount and Bond
Packaging
Representative Processes
Standard Bipolar
Essential Features
Fabrication Sequence
Available Devices
Process Extensions
Polysilicon-Gate CMOS
Essential Features
Fabrication Sequence
Available Devices
Process Extensions
Analog BiCMOS
Essential Features
Fabrication Sequence
Available Devices
Process Extensions
Failure Mechanisms
Electrical Overstress
Electrostatic Discharge (ESD)
Electromigration
The Antenna Effect
Contamination
Dry Corrosion
Mobile Ion Contamination
Surface Effects
Hot Carrier Injection
Parasitic Channels and Charge Spreading
Parasitics
Substrate Debiasing
Minority-Carrier Injection
Resistors
Resistivity and Sheet Resistance
Resistor Layout
Resistor Variability
Process Variation
Temperature Variation
Nonlinearity
Contact Resistance
Resistor Parasitics
Comparison of Available Resistors
Base Resistors
Emitter Resistors
Base Pinch Resistors
High-Sheet Resistors
Epi Pinch Resistors
Metal Resistors
Poly Resistors
NSD and PSD Resistors
N-Well Resistors
Thin-Film Resistors
Adjusting Resistor Values
Tweaking Resistors
Trimming Resistors
Capacitors
Capacitance
Capacitor Variability
Process Variation
Voltage Modulation and Temperature Variation
Capacitor Parasitics
Comparison of Available Capacitors
Base-Emitter Junction Capacitors
MOS Capacitors
Poly-Poly Capacitors
Miscellaneous Styles of Capacitors
Matching of Resistors and Capacitors
Measuring Mismatch
Causes of Mismatch
Random Statistical Fluctuations
Process Biases
Pattern Shift
Variations in Polysilicon Etch Rate
Diffusion Interactions
Stress Gradients and Package Shifts
Temperature Gradients and Thermoelectrics
Electrostatic Interactions
Rules for Device Matching
Rules for Resistor Matching
Rules for Capacitor Matching
Bipolar Transistors
Topics in Bipolar Transistor Operation
Beta Rolloff
Avalanche Breakdown
Thermal Runaway and Secondary Breakdown
Saturation in NPN Transistors
Saturation in Lateral PNP Transistors
Parasitics of Bipolar Transistors
Standard Bipolar Small-Signal