Memory Systems Cache, DRAM, Disk

ISBN-10: 0123797519
ISBN-13: 9780123797513
Edition: 2007
List price: $127.00
eBook available
This item qualifies for FREE shipping

*A minimum purchase of $35 is required. Shipping is provided via FedEx SmartPost® and FedEx Express Saver®. Average delivery time is 1 – 5 business days, but is not guaranteed in that timeframe. Also allow 1 - 2 days for processing. Free shipping is eligible only in the continental United States and excludes Hawaii, Alaska and Puerto Rico. FedEx service marks used by permission."Marketplace" orders are not eligible for free or discounted shipping.

30 day, 100% satisfaction guarantee

If an item you ordered from TextbookRush does not meet your expectations due to an error on our part, simply fill out a return request and then return it by mail within 30 days of ordering it for a full refund of item cost.

Learn more about our returns policy

Description: Is your memory hierarchy stopping your microprocessor from performing at the high level it should be? Memory Systems: Cache, DRAM, Disk shows you how to resolve this problem. The book tells you everything you need to know about the logical design  More...

eBooks Starting from $122.00
Buy
what's this?
Rush Rewards U
Members Receive:
coins
coins
You have reached 400 XP and carrot coins. That is the daily max!

Study Briefs

Limited time offer: Get the first one free! (?)

All the information you need in one place! Each Study Brief is a summary of one specific subject; facts, figures, and explanations to help you learn faster.

Add to cart
Study Briefs
Careers in Legal Assisting Online content $4.95 $1.99
Add to cart
Study Briefs
Periodic Table Online content $4.95 $1.99

Customers also bought

Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading

Book details

List price: $127.00
Copyright year: 2007
Publisher: Elsevier Science & Technology Books
Publication date: 9/17/2007
Binding: Hardcover
Pages: 900
Size: 8.00" wide x 9.50" long x 2.00" tall
Weight: 4.378
Language: English

Is your memory hierarchy stopping your microprocessor from performing at the high level it should be? Memory Systems: Cache, DRAM, Disk shows you how to resolve this problem. The book tells you everything you need to know about the logical design and operation, physical design and operation, performance characteristics and resulting design trade-offs, and the energy consumption of modern memory hierarchies. You learn how to to tackle the challenging optimization problems that result from the side-effects that can appear at any point in the entire hierarchy. As a result you will be able to design and emulate the entire memory hierarchy. Understand all levels of the system hierarchy -Xcache, DRAM, and disk. Evaluate the system-level effects of all design choices. Model performance and energy consumption for each component in the memory hierarchy.

Bruce Jacob is an Associate Professor of Electrical and Computer Engineering at the University of Maryland, College Park. He received his Ars Baccalaureate, cum laude, in Mathematics from Harvard University in 1988, and his M.S. and Ph.D. in Computer Science and Engineering from the University of Michigan in 1995 and 1997, respectively. In addition to his academic credentials, he has extensive experience in industry: he designed real-time embedded applications and real-time embedded architectures in the area of telecommunications for two successful Boston-area startup companies, Boston Technology (now part of Comverse Technology) and Priority Call Management (now part of uReach Technologies). At Priority Call Management he was employee number 2, the system architect, and the chief engineer; he built the first working prototype of the company's product, and he built and installed the first actual product as well.

Overview: On the Topic of Memory Systems and Their Design &#9642
An Overview of Cache Principles
Logical Organization
Management of Cache Contents
Cache Cohenrence
Implementation Issues
Cache Case Studies
DRAM
Memory Systems Overview
DRAM Device: Basic Circuits and Architecture
DRAM System Signalling and Timing
DRAM Memory System Organization
Generic DRAM Memory Access Protocol
Evolution of DRAM Devices
DRAM Memory Controller
Memory System Design Analysis
Disk
Overview of Disks
The Physical Layer
The Data Layer
Performance Issues and Design Tradeoffs
Drive Interface
Operational Performance Improvement
The Cache Layer
Performance Testing
Storage Subsystems
Advanced Topics
Case Study
Cross-Cutting Issues
The Holistic Design of Memory Hierarchies
Analysis of Cost and Performance
Power and Energy
Reliability
Virtual Memory

×
Free shipping on orders over $35*

*A minimum purchase of $35 is required. Shipping is provided via FedEx SmartPost® and FedEx Express Saver®. Average delivery time is 1 – 5 business days, but is not guaranteed in that timeframe. Also allow 1 - 2 days for processing. Free shipping is eligible only in the continental United States and excludes Hawaii, Alaska and Puerto Rico. FedEx service marks used by permission."Marketplace" orders are not eligible for free or discounted shipping.

Learn more about the TextbookRush Marketplace.

×