Skip to content

Computer Architecture A Quantitative Approach

Best in textbook rentals since 2012!

ISBN-10: 0123704901

ISBN-13: 9780123704900

Edition: 4th 2007

Authors: John L. Hennessy, David A. Patterson, Andrea C. Arpaci-Dusseau, Remzi H. Arpaci-Dusseau

List price: $89.95
Blue ribbon 30 day, 100% satisfaction guarantee!
what's this?
Rush Rewards U
Members Receive:
Carrot Coin icon
XP icon
You have reached 400 XP and carrot coins. That is the daily max!

Description:

The era of seemingly unlimited growth in processor performance is over: single chip architectures can no longer overcome the performance limitations imposed by the power they consume and the heat they generate. Today, Intel and other semiconductor firms are abandoning the single fast processor model in favor of multi-core microprocessors--chips that combine two or more processors in a single package. In the fourth edition of "Computer Architecture," the authors focus on this historic shift, increasing their coverage of multiprocessors and exploring the most effective ways of achieving parallelism as the key to unlocking the power of multiple processor architectures. Additionally, the new…    
Customers also bought

Book details

List price: $89.95
Edition: 4th
Copyright year: 2007
Publisher: Elsevier Science & Technology
Publication date: 11/3/2006
Binding: Paperback
Pages: 704
Size: 7.52" wide x 9.25" long x 0.42" tall
Weight: 2.486
Language: English

John L. Hennessy is the president of Stanford University, where he has been a member of the faculty since 1977 in the departments of electrical engineering and computer science. Hennessy is a fellow of the IEEE and the ACM, a member of the National Academy of Engineering, the National Academy of Science, the American Academy of Arts and Sciences, and the Spanish Royal Academy of Engineering. He received the 2001 Eckert-Mauchly Award for his contributions to RISC technology, the 2001 Seymour Cray Computer Engineering Award, and shared the John von Neumann award in 2000 with David Patterson. After completing the project in 1984, he took a one-year leave from the university to co-found MIPS…    

David A. Patterson was the first in his family to graduate from college (1969 A.B UCLA), and he enjoyed it so much that he didn't stop until a PhD, (1976 UCLA). After 4 years developing a wafer-scale computer at Hughes Aircraft, he joined U.C. Berkeley in 1977. He spent 1979 at DEC working on the VAX minicomputer. He and colleagues later developed the Reduced Instruction Set Computer (RISC). By joining forces with IBM's 801 and Stanford's MIPS projects, RISC became widespread. In 1984 Sun Microsystems recruited him to start the SPARC architecture. In 1987, Patterson and colleagues wondered if tried building dependable storage systems from the new PC disks. This led to the popular Redundant…    

Fundamentals of Computer Design
Introduction
The Changing Face of Computing and the Task of the Computer Designer
Technology Trends
Cost, Price, and their Trends
Measuring and Reporting Performance
Quantitative Principles of Computer Design
Putting It All Together: Performance and Price-Performance
Another View: Power Consumption and Efficiency as the Metric
Fallacies and Pitfalls
Concluding Remarks
Historical Perspective and References Exercises
Instruction Set Principles and Examples
Introduction
Classifying Instruction Set Architectures
Memory Addressing
Addressing Modes for Signal Processing
Type and Size of Operands
Operands for Media and Signal Processing
Operations in the Instruction Set
Operations for Media and Signal Processing
Instructions for Control Flow
Encoding an Instruction Set
Crosscutting Issues: The Role of Compilers
Putting It All Together: The MIPS Architecture
Another View: The Trimedia TM32 CPU
Fallacies and Pitfalls
Concluding Remarks
Historical Perspective and References Exercises
Instruction-Level Parallelism and its Dynamic Exploitation
Instruction-Level Parallelism: Concepts and Challenges
Overcoming Data Hazards with Dynamic Scheduling
Dynamic Scheduling: Examples and the Algorithm
Reducing Branch Costs with Dynamic Hardware Prediction
High Performance Instruction Delivery
Taking Advantage of More ILP with Multiple Issue
Hardware Based Speculation
Studies of the Limitations of ILP
Limitations on ILP for Realizable Processors
Putting It All Together: The P6 Microarchitecture
Another View: Thread Level Parallelism
Crosscutting Issues: Using an ILP Datapath to Exploit TLP
Fallacies and Pitfalls
Concluding Remarks
Historical Perspective and References Exercises
Exploiting Instruction Level Parallelism with Software Approaches
Basic Compiler Techniques for Exposing ILP
Static Branch Prediction
Static Multiple Issue: the VLIW Approach
Advanced Compiler Support for Exposing and Exploiting ILP
Hardware Support for Exposing More Parallelism at Compile-Time
Crosscutting Issues
Putting It All Together: The Intel IA-64 Architecture and Itanium Processor
Another View: ILP in the Embedded and Mobile Markets
Fallacies and Pitfalls
Concluding Remarks
Historical Perspective and References Exercises
Memory-Hierarchy Design
Introduction
Review of the ABCs of Caches
Cache Performance
Reducing Cache Miss Penalty
Reducing Miss Rate
Reducing Cache Miss Penalty or Miss Rate via Parallelism
Reducing Hit Time
Main Memory and Organizations for Improving Performance
Memory Technology
Virtual Memory
Protection and Examples of Virtual Memory
Crosscutting Issues in the Design of Memory Hierarchies
Putting It All Together: Alpha 21264 Memory Hierarchy
Another View: The Emotion Engine of the Sony Playstation 2
Another View: The Sun Fire 6800 Server
Fallacies and Pitfalls
Concluding Remarks
Historical Perspective and References Exercises
Multiprocessors and Thread-Level Parallelism
Introduction
Characteristics of Application Domains
Symmetric Shared-Memory Architectures
Performance of Symmetric Shared-Memory Multiprocessors
Distributed Shared-Memory Architectures
Performance of Distributed Shared-Memory Multiprocessors
Synchronization
Models of Memory Consistency: An Introduction
Multithreading: Exploiting Thread-Level Parallelism within a Processor
Crosscutting Issues
Putting It All Together: Sun''s Wildfire Prototype
Another View: Multithreading in a Commercial Server
Another View: Embedded Multiprocessors
Fallacies and Pitfalls
Concluding Remarks
Historical Perspective and References Exercises Cha