| |
| |
| |
| Electrical Safety and Components | |
| |
| |
| Electrical Safety | |
| |
| |
| Working with Electricity | |
| |
| |
| Static Electricity | |
| |
| |
| Voltage and Current in Electronics | |
| |
| |
| Other Safety Issues | |
| |
| |
| Component identification | |
| |
| |
| Resistors | |
| |
| |
| Capacitors | |
| |
| |
| Electronic Assemblies | |
| |
| |
| Solder | |
| |
| |
| Soldering | |
| |
| |
| Quality Solder Connections | |
| |
| |
| |
| Introduction to Electricity | |
| |
| |
| SI notation | |
| |
| |
| Atomic Structure | |
| |
| |
| Atoms and Electricity | |
| |
| |
| Voltage, Current, and Resistance | |
| |
| |
| Conductors and Insulators | |
| |
| |
| Ohm's Law | |
| |
| |
| Kirchhoff's Voltage and Current Laws | |
| |
| |
| Breadboarding | |
| |
| |
| Circuit Design Software | |
| |
| |
| |
| Basic Principles of Digital Systems | |
| |
| |
| Digital vs | |
| |
| |
| Analog Electronics | |
| |
| |
| Digital Logic Levels | |
| |
| |
| The Binary Number System | |
| |
| |
| Positional Notation | |
| |
| |
| Binary Inputs | |
| |
| |
| Decimal-to-Binary Conversion | |
| |
| |
| Sum of Powers of 2 | |
| |
| |
| Repeated Division by 2 | |
| |
| |
| Hexadecimal Numbers | |
| |
| |
| Counting in Hexadecimal | |
| |
| |
| Hexadecimal-to-Decimal Conversion | |
| |
| |
| Decimal-to-Hexadecimal Conversion | |
| |
| |
| Sum of Weighted Hexadecimal Digits | |
| |
| |
| Conversions Between Hexadecimal and Binary | |
| |
| |
| Digital Waveforms | |
| |
| |
| Periodic Waveforms | |
| |
| |
| Aperiodic Waveforms | |
| |
| |
| Pulse Waveforms | |
| |
| |
| |
| Logic Functions and Gates | |
| |
| |
| Basic Logic Functions | |
| |
| |
| NOT, AND, and OR Functions | |
| |
| |
| NOT Function | |
| |
| |
| AND Function | |
| |
| |
| OR Function | |
| |
| |
| Active Levels | |
| |
| |
| Derived Logic Functions | |
| |
| |
| NAND and NOR Functions | |
| |
| |
| Expanding NAND and NOR Functions | |
| |
| |
| NAND and NOR Gates as Inverters | |
| |
| |
| Exclusive OR and Exclusive NOR Functions | |
| |
| |
| DeMorgan's Theorems and Gate Equivalence | |
| |
| |
| Logic Switches and LED Indicators | |
| |
| |
| Logic Switches | |
| |
| |
| LED Indicators | |
| |
| |
| Enable and Inhibit Properties of Logic Gates | |
| |
| |
| AND and OR Gates | |
| |
| |
| NAND and NOR Gates | |
| |
| |
| Exclusive OR and Exclusive NOR Gates | |
| |
| |
| Tristate Buffers | |
| |
| |
| Octal Tristate Buffers | |
| |
| |
| Integrated Circuit Logic Gates | |
| |
| |
| |
| Combinational Logic | |
| |
| |
| Boolean Expressions, Logic Diagrams, and Truth Tables | |
| |
| |
| Boolean Expressions from Logic Diagrams | |
| |
| |
| Logic Diagrams from Boolean Expressions | |
| |
| |
| Truth Tables from Logic Diagrams or Boolean Expressions | |
| |
| |
| Sum-of-Products (SOP) and Product-of-Sums (POS) Forms | |
| |
| |
| Simplifying SOP Expressions | |
| |
| |
| Reducing Product Terms by Factoring and Cancellation | |
| |
| |
| Reusing Product Terms | |
| |
| |
| Avoiding Redundant Terms | |
| |
| |
| Simplification by the Karnaugh Map Method | |
| |
| |
| Two-Variable Map | |
| |
| |
| Three- and Four-Variable Maps | |
| |
| |
| Grouping Cells Along Outside Edges | |
| |
| |
| Loading a K-Map from a Truth Table | |
| |
| |
| Multiple Groups | |
| |
| |
| Overlapping Groups | |
| |
| |
| Conditions for Maximum Simplification | |
| |
| |
| Don't Care States | |
| |
| |
| Simplification by DeMorgan Equivalent Gates | |
| |
| |
| A General Approach to Logic Circuit Design | |
| |
| |
| |
| Combinational Logic Functions | |
| |
| |
| Decoders | |
| |
| |
| AND and NAND Gates as Decoders | |
| |
| |
| Binary Decoders | |
| |
| |
| Seven Segment Decoders | |
| |
| |
| Encoders | |
| |
| |
| Priority Encoders | |
| |
| |
| Multiplexers | |
| |
| |
| Demultiplexers | |
| |
| |
| Parity Generators and Checkers | |
| |
| |
| Troubleshooting Combinational Logic Functions | |
| |
| |
| |
| Digital Arithmetic Circuits | |
| |
| |
| Binary Sums and Differences | |
| |
| |
| Signed Binary Numbers | |
| |
| |
| Two's Complement Arithmetic | |
| |
| |
| Half and Full Adders | |
| |
| |
| Parallel Binary Adders | |
| |
| |
| Two's Complement Adder/Subtractor | |
| |
| |
| |
| Digital System Application | |
| |
| |
| Problem-Solving Techniques | |
| |
| |
| Sample Application: a Small Calculator | |
| |
| |
| Components of the Calculator | |
| |
| |
| Troubleshooting | |
| |
| |
| |
| Sequential Logic Functions | |
| |
| |
| SR Latches | |
| |
| |
| NAND and NOR Latches | |
| |
| |
| D-type Latches | |
| |
| |
| Edge-Triggered D Flip-Flops | |
| |
| |
| Edge-Triggered JK Flip-Flops | |
| |
| |
| |
| Digital Counters | |
| |
| |
| Basic Concepts of Digital Counters | |
| |
| |
| Full-Sequence Binary Counters | |
| |
| |
| Truncated-Sequence (Modulus) Counters | |
| |
| |
| Asynchronous Counters | |
| |
| |
| Flip-Flop-based Asynchronous counters | |
| |
| |
| MSI Asynchronous Counters | |
| |
| |
| Synchronous Counters | |
| |
| |
| Flip-Flop-based Synchronous counters | |
| |
| |
| Auxiliary Functions: Load, Clear, Direction (Up/Down) | |
| |
| |
| MSI Synchronous Counters | |
| |
| |
| Predesigned Counters for PLDs | |
| |
| |
| |
| State Machine Design | |
| |
| |
| State Machines | |
| |
| |
| Moore Machines | |
| |
| |
| Mealy Machines | |
| |
| |
| State Machines with No Control Inputs | |
| |
| |
| State Machines with Control Inputs | |
| |
| |
| Designing a Single-Pulse Generator | |
| |
| |
| Traffic Light Controller | |
| |
| |
| |
| Memory Systems | |
| |
| |
| |
| Multisim�, Xilinx“, and Altera“ Tutorials | |