SystemVerilog for Design A Guide to Using SystemVerilog for Hardware Design and Modeling
List price: $130.00
30 day, 100% satisfaction guarantee
If an item you ordered from TextbookRush does not meet your expectations due to an error on our part, simply fill out a return request and then return it by mail within 30 days of ordering it for a full refund of item cost.
Learn more about our returns policy
Description: SystemVerilog is a rich set of extensions to the IEEE 1364-2001 Verilog Hardware Description Language (Verilog HDL). These extensions address two major aspects of HDL based design. First, modeling very large designs with concise, accurate, and intuitive code. Second, writing high-level test programs to efficiently and effectively verify these large designs. This book, SystemVerilog for Design , addresses the first aspect of the SystemVerilog extensions to Verilog. Important modeling features are presented, such as two-state data types, enumerated types, user-defined types, structures, unions, and interfaces. Emphasis is placed on the proper usage of these enhancements for simulation and synthesis. A companion to this book, SystemVerilog for Verification , covers the second aspect of SystemVerilog.
Rush Rewards U
You have reached 400 XP and carrot coins. That is the daily max!
Limited time offer:
Get the first one free!
All the information you need in one place! Each Study Brief is a summary of one specific subject; facts, figures, and explanations to help you learn faster.
List price: $130.00
Copyright year: 2004
Publication date: 6/30/2003
Size: 6.50" wide x 9.50" long x 1.25" tall
|Introduction to SystemVerilog|
|SystemVerilog Literal Values and Built-in Data Types|
|SystemVerilog User-Defined and Enumerated Data Types|
|SystemVerilog Arrays, Structures and Unions|
|SystemVerilog Procedural Blocks, Tasks and Functions|
|SystemVerilog Procedural Statements|
|Modeling Finite State Machines with SystemVerilog|
|SystemVerilog Design Hierarchy|
|A Complete Design Modeled With SystemVerilog|
|Behavioral and Transaction Level Modeling|
|The SystemVerilog Formal Definition (BNF)|
|A History of SUPERLOG, The Beginning of SystemVerilog|