| |
| |
| |
| Microprocessor Fundamentals | |
| |
| |
| Objectives | |
| |
| |
| Introduction | |
| |
| |
| |
| Introduction to System Components and Buses | |
| |
| |
| Microprocessor | |
| |
| |
| Address Bus | |
| |
| |
| Data Bus | |
| |
| |
| Control Bus | |
| |
| |
| Address Decoder | |
| |
| |
| Memory | |
| |
| |
| Input Port | |
| |
| |
| Output Port | |
| |
| |
| |
| Software Control of Microprocessor Systems | |
| |
| |
| |
| Internal Architecture of the 8085A Microprocessor | |
| |
| |
| |
| Instruction Execution Within the 8085A | |
| |
| |
| Load Accumulator | |
| |
| |
| Store Accumulator | |
| |
| |
| |
| Introduction To 8085A Software | |
| |
| |
| Objectives | |
| |
| |
| Introduction | |
| |
| |
| |
| Hardware Requirements for Basic I/O Programming | |
| |
| |
| In FFH | |
| |
| |
| Out FEH | |
| |
| |
| |
| Writing Assembly Language and Machine Language Programs | |
| |
| |
| Program Definition | |
| |
| |
| Solution | |
| |
| |
| Basic | |
| |
| |
| Assembly Language | |
| |
| |
| Machine Language | |
| |
| |
| |
| Compares and Conditional Branching | |
| |
| |
| CPI data | |
| |
| |
| |
| Using the Internal Data Registers | |
| |
| |
| MVI r,data | |
| |
| |
| MOV r1,r2 | |
| |
| |
| LXI rp,data16 | |
| |
| |
| INR r, DCR r and INX rp, DCX rp | |
| |
| |
| |
| Writing Time-Delay Routines | |
| |
| |
| Nested Loops | |
| |
| |
| |
| Using a Time-Delay Subroutine with I/O Operations | |
| |
| |
| Summary of Instructions | |
| |
| |
| |
| Introduction to 8085A System Hardware | |
| |
| |
| Objectives | |
| |
| |
| Introduction | |
| |
| |
| |
| 8085A Pin Definitions | |
| |
| |
| |
| The Multiplexed Bus and Read/Write Timing | |
| |
| |
| ALE | |
| |
| |
| Read Cycle | |
| |
| |
| Write Cycle | |
| |
| |
| |
| Microprocessor System Design Using Memory-Mapped I/O and Standard Memories | |
| |
| |
| Address Latch--U2 | |
| |
| |
| Address Decoder--U3 | |
| |
| |
| EPROM--U4 | |
| |
| |
| RAMs--U5, U6 | |
| |
| |
| Input Buffer--U7 | |
| |
| |
| Output Latch--U8 | |
| |
| |
| |
| CPU Instruction Timing | |
| |
| |
| |
| A Minimum Component 8085A-Based System Using I/O-Mapped I/O | |
| |
| |
| Memory Mapping Versus I/O Mapping | |
| |
| |
| Chip Decoding | |
| |
| |
| I/O Ports | |
| |
| |
| |
| The 8355/8755A and 8155/8156 Programmable Support ICs | |
| |
| |
| The 8355/8755A | |
| |
| |
| The 8155/8156 | |
| |
| |
| Programming the Command Register | |
| |
| |
| Timer Operation | |
| |
| |
| |
| The 8085A Software Instruction Set | |
| |
| |
| Objectives | |
| |
| |
| Introduction | |
| |
| |
| |
| The Data Transfer Instruction Group | |
| |
| |
| Indirect Addressing of Memory | |
| |
| |
| MVI M,data | |
| |
| |
| MOV M,r and MOV r,M | |
| |
| |
| Load/Store Data Transfer | |
| |
| |
| |
| The Arithmetic Instruction Group | |
| |
| |
| The Flag Byte | |
| |
| |
| ADD r, ADI data, SUB r, and SUI data | |
| |
| |
| DAA | |
| |
| |
| |
| The Logical Instruction Group | |
| |
| |
| ANA r, ANI data, XRA r, XRI data, ORA r, and ORI data | |
| |
| |
| Masking | |
| |
| |
| Rotates: RLC, RRC, RAL, and RAR | |
| |
| |
| |
| Subroutines and the Stack | |
| |
| |
| The Stack | |
| |
| |
| PUSH rp and POP rp | |
| |
| |
| |
| Interrupts | |
| |
| |
| SIM and EI | |
| |
| |
| Summary of Instructions | |
| |
| |
| |
| Interfacing and Applications | |
| |
| |
| Objectives | |
| |
| |
| Introduction | |
| |
| |
| |
| Interfacing to a Digital-to-Analog Converter | |
| |
| |
| |
| Using a DAC for Waveform Generation | |
| |
| |
| |
| Interfacing to an Analog-to-Digital Converter | |
| |
| |
| |
| Designing a Digital Thermometer Using an ADC | |
| |
| |
| |
| Driving a Multiplexed Display | |
| |
| |
| |
| Scanning a Keyboard | |
| |
| |
| |
| Driving a Stepper Motor | |
| |
| |
| |
| The 8051 Microcontroller | |
| |
| |
| Objectives | |
| |
| |
| Introduction | |
| |
| |
| |
| The 8051 Family of Microcontrollers | |
| |
| |
| |
| 8051 Architecture | |
| |
| |
| Port 0 | |
| |
| |
| Port 1 | |
| |
| |
| Port 2 | |
| |
| |
| Port 3 | |
| |
| |
| RST | |
| |
| |
| ALE/PROG | |
| |
| |
| PSEN | |
| |
| |
| EA/VPP | |
| |
| |
| XTAL1, XTAL2 | |
| |
| |
| Address Spaces | |
| |
| |
| |
| Interfacing to External Memory | |
| |
| |
| |
| The 8051 Instruction Set | |
| |
| |
| Addressing Modes | |
| |
| |
| Program Branching Instructions | |
| |
| |
| Logical and Bit Operations | |
| |
| |
| Arithmetic Operations | |
| |
| |
| |
| 8051 Applications | |
| |
| |
| Instruction Timing | |
| |
| |
| Time Delay | |
| |
| |
| |
| Bibliography | |
| |
| |
| |
| Manufacturers' Data Sheets | |
| |
| |
| |
| 8085A Assembly Language Reference Chart and Alphabetized Mnemonics | |
| |
| |
| |
| 8085A Instruction Set Reference Encyclopedia | |
| |
| |
| |
| 8085A Instruction Set Timing Index | |
| |
| |
| |
| 8051 Instruction Set Summary | |
| |
| |
| |
| Answers to Selected Problems | |
| |
| |
| |
| Schematic Diagrams | |
| |
| |
| |
| 8051 Application Notes | |
| |
| |
| |
| Review of Basic Electricity Principles | |
| |
| |
| |
| Designing With Pld Software | |
| |
| |
| |
| Binary, Decimal, and Hexadecimal Numbering Systems | |
| |
| |
| |
| Octal Three-State Buffers, Latches, and Transceivers | |
| |
| |
| |
| The SDK-85 Microprocessor Trainer | |
| |
| |
| Index | |
| |
| |
| Supplementary Index of ICs | |