x

Our Privacy Policy has changed. By using this site, you agree to the Privacy Policy.

ARM System Developer's Guide Designing and Optimizing System Software

ISBN-10: 1558608745
ISBN-13: 9781558608740
Edition: 2004
List price: $94.95
eBook available
This item qualifies for FREE shipping

*A minimum purchase of $35 is required. Shipping is provided via FedEx SmartPost® and FedEx Express Saver®. Average delivery time is 1 – 5 business days, but is not guaranteed in that timeframe. Also allow 1 - 2 days for processing. Free shipping is eligible only in the continental United States and excludes Hawaii, Alaska and Puerto Rico. FedEx service marks used by permission."Marketplace" orders are not eligible for free or discounted shipping.

30 day, 100% satisfaction guarantee

If an item you ordered from TextbookRush does not meet your expectations due to an error on our part, simply fill out a return request and then return it by mail within 30 days of ordering it for a full refund of item cost.

Learn more about our returns policy

eBooks Starting from $92.95
Buy
what's this?
Rush Rewards U
Members Receive:
coins
coins
You have reached 400 XP and carrot coins. That is the daily max!
You could win $10,000

Get an entry for every item you buy, rent, or sell.

Study Briefs

Limited time offer: Get the first one free! (?)

All the information you need in one place! Each Study Brief is a summary of one specific subject; facts, figures, and explanations to help you learn faster.

Add to cart
Study Briefs
Periodic Table Online content $4.95 $1.99
Add to cart
Study Briefs
Medical Terminology Online content $4.95 $1.99
Add to cart
Study Briefs
SQL Online content $4.95 $1.99

Customers also bought

Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading

Book details

List price: $94.95
Copyright year: 2004
Publisher: Elsevier Science & Technology Books
Publication date: 3/25/2004
Binding: Hardcover
Pages: 689
Size: 7.50" wide x 9.25" long x 1.75" tall
Weight: 2.398

ARM Embedded Systems
The RISC Design Philosophy
The ARM Design Philosophy
Embedded System Hardware
Embedded System Software
Summary
ARM Processor Fundamentals
Registers
Current Program Status Register
Pipeline
Exceptions, Interrupts, and the Vector Table
Core Extensions
Architecture Revisions
ARM Processor Families
Summary
Introduction to the ARM Instruction Set
Data Processing Instructions
Branch Instructions
Load-Store Instructions
Software Interrupt Instruction
Program Status Register Instructions
Loading Constants
ARMv5E Extensions
Conditional Execution
Summary
Introduction to the Thumb Instruction Set
Thumb Register Usage
ARM-Thumb Interworking
Other Branch Instructions
Data Processing Instructions
Single-Register Load-Store Instructions
Multiple-Register Load-Store Instructions
Stack Instructions
Software Interrupt Instruction
Summary
Efficient C Programming
Overview of C Compilers and Optimization
Basic C Data Types
C Looping Structures
Register Allocation
Function Calls
Pointer Aliasing
Structure Arrangement
Bit-fields
Unaligned Data and Endianness
Division
Floating Point
Inline Functions and Inline Assembly
Portability Issues
Summary
Writing and Optimizing ARM Assembly Code
Writing Assembly Code
Profiling and Cycle Counting
Instruction Scheduling
Register Allocation
Conditional Execution
Looping Constructs
Bit Manipulation
Efficient Switches
Handling Unaligned Data
Summary
Optimized Primitives
Double-Precision Integer Multiplication
Integer Normalization and Count Leading Zeros
Division
Square Roots
Transcendental Functions: log, exp, sin, cos
Endian Reversal and Bit Operations
Saturated and Rounded Arithmetic
Random Number Generation
Summary
Digital Signal Processing
Representing a Digital Signal
Introduction to DSP on the ARM
FIR filters
IIR Filters
The Discrete Fourier Transform
Summary
Exception and Interruput Handling
Exception Handling
Interrupts
Interrupt Handling Schemes
Summary
Firmware
Firmware and Bootloader
Example: Sandstone
Summary
Embedded Operating Systems
Fundamental Components
Example: Simple Little Operating System
Summary
Caches
The Memory Hierarchy and Cache Memory
Cache Architecture
Cache Policy
Coprocessor 15 and Caches
Flushing and Cleaning Cache Memory
Cache Lockdown
Caches and Software Performance
Summary
Memory Protection Units
Protected Regions
Initializing the MPU, Caches, and Write Buffer
Demonstration of an MPU system
Summary
Memory Management Units
Moving from an MPU to an MMU
How Virtual Memory Works
Details of the ARM MMU
Page Tables
The Translation Lookaside Buffer
Domains and Memory Access Permission
The Caches and Write Buffer
Coprocessor 15 and MMU Configuration
The Fast Context Switch Extension
Demonstration: A Small Virtual Memory System
The Demonstration as mmuSLOS
Summary
The Future of the Architecture
Advanced DSP and SIMD Support in ARMv6
System and Multiprocessor Support Additions to ARMv6
ARMv6 Implementations
Future Technologies beyond ARMv6

×
Free shipping on orders over $35*

*A minimum purchase of $35 is required. Shipping is provided via FedEx SmartPost® and FedEx Express Saver®. Average delivery time is 1 – 5 business days, but is not guaranteed in that timeframe. Also allow 1 - 2 days for processing. Free shipping is eligible only in the continental United States and excludes Hawaii, Alaska and Puerto Rico. FedEx service marks used by permission."Marketplace" orders are not eligible for free or discounted shipping.

Learn more about the TextbookRush Marketplace.

×