| |
| |
| Preface | |
| |
| |
| |
| Digital Systems and Binary Numbers | |
| |
| |
| |
| Digital Systems | |
| |
| |
| |
| Binary Numbers | |
| |
| |
| |
| Number-Base Conversions | |
| |
| |
| |
| Octal and Hexadecimal Numbers | |
| |
| |
| |
| Complements | |
| |
| |
| |
| Signed Binary Numbers | |
| |
| |
| |
| Binary Codes | |
| |
| |
| |
| Binary Storage and Registers | |
| |
| |
| |
| Binary Logic | |
| |
| |
| |
| Boolean Algebra and Logic Gates | |
| |
| |
| |
| Introduction | |
| |
| |
| |
| Basic Definitions | |
| |
| |
| |
| Axiomatic Definition of Boolean Algebra | |
| |
| |
| |
| Basic Theorems and Properties of Boolean Algebra | |
| |
| |
| |
| Boolean Functions | |
| |
| |
| |
| Canonical and Standard Forms | |
| |
| |
| |
| Other Logic Operations | |
| |
| |
| |
| Digital Logic Gates | |
| |
| |
| |
| Integrated Circuits | |
| |
| |
| |
| Gate-Level Minimization | |
| |
| |
| |
| Introduction | |
| |
| |
| |
| The Map Method | |
| |
| |
| |
| Four-Variable Map | |
| |
| |
| |
| Five-Variable Map | |
| |
| |
| |
| Product-of-Sums Simplification | |
| |
| |
| |
| Don't-Care Conditions | |
| |
| |
| |
| NAND and NOR Implementation | |
| |
| |
| |
| Other Two-Level Implementations | |
| |
| |
| |
| Exclusive-OR Function | |
| |
| |
| |
| Hardware Description Language | |
| |
| |
| |
| Combinational Logic | |
| |
| |
| |
| Introduction | |
| |
| |
| |
| Combinational Circuits | |
| |
| |
| |
| Analysis Procedure | |
| |
| |
| |
| Design Procedure | |
| |
| |
| |
| Binary Adder-Subtractor | |
| |
| |
| |
| Decimal Adder | |
| |
| |
| |
| Binary Multiplier | |
| |
| |
| |
| Magnitude Comparator | |
| |
| |
| |
| Decoders | |
| |
| |
| |
| Encoders | |
| |
| |
| |
| Multiplexers | |
| |
| |
| |
| HDL Models of Combinational Circuits | |
| |
| |
| |
| Synchronous Sequential Logic | |
| |
| |
| |
| Introduction | |
| |
| |
| |
| Sequential Circuits | |
| |
| |
| |
| Storage Elements: Latches | |
| |
| |
| |
| Storage Elements: Flip-Flops | |
| |
| |
| |
| Analysis of Clocked Sequential Circuits | |
| |
| |
| |
| Synthesizable HDL Models of Sequential Circuits | |
| |
| |
| |
| State Reduction and Assignment | |
| |
| |
| |
| Design Procedure | |
| |
| |
| |
| Registers and Counters | |
| |
| |
| |
| Registers | |
| |
| |
| |
| Shift Registers | |
| |
| |
| |
| Ripple Counters | |
| |
| |
| |
| Synchronous Counters | |
| |
| |
| |
| Other Counters | |
| |
| |
| |
| HDL for Registers and Counters | |
| |
| |
| |
| Memory and Programmable Logic | |
| |
| |
| |
| Introduction | |
| |
| |
| |
| Random-Access Memory | |
| |
| |
| |
| Memory Decoding | |
| |
| |
| |
| Error Detection and Correction | |
| |
| |
| |
| Read-Only Memory | |
| |
| |
| |
| Programmable Logic Array | |
| |
| |
| |
| Programmable Array Logic | |
| |
| |
| |
| Sequential Programmable Devices | |
| |
| |
| |
| Design at the Register Transfer Level | |
| |
| |
| |
| Introduction | |
| |
| |
| |
| Register Transfer Level (RTL) Notation | |
| |
| |
| |
| Register Transfer Level in HDL | |
| |
| |
| |
| Algorithmic State Machines (ASMs) | |
| |
| |
| |
| Design Example | |
| |
| |
| |
| HDL Description of Design Example | |
| |
| |
| |
| Sequential Binary Multiplier | |
| |
| |
| |
| Control Logic | |
| |
| |
| |
| HDL Description of Binary Multiplier | |
| |
| |
| |
| Design with Multiplexers | |
| |
| |
| |
| Race-Free Design | |
| |
| |
| |
| Latch-Free Design | |
| |
| |
| |
| Other Language Features | |
| |
| |
| |
| Asynchronous Sequential Logic | |
| |
| |
| |
| Introduction | |
| |
| |
| |
| Analysis Procedure | |
| |
| |
| |
| Circuits with Latches | |
| |
| |
| |
| Design Procedure | |
| |
| |
| |
| Reduction of State and Flow Tables | |
| |
| |
| |
| Race-Free State Assignment | |
| |
| |
| |
| Hazards | |
| |
| |
| |
| Design Example | |
| |
| |
| |
| Digital Integrated Circuits | |
| |
| |
| |
| Introduction | |
| |
| |
| |
| Special Characteristics | |
| |
| |
| |
| Bipolar-Transistor Characteristics | |
| |
| |
| |
| RTL and DTL Circuits | |
| |
| |
| |
| Transistor-Transistor Logic | |
| |
| |
| |
| Emitter-Coupled Logic | |
| |
| |
| |
| Metal-Oxide Semiconductor | |
| |
| |
| |
| Complementary MOS | |
| |
| |
| |
| CMOS Transmission Gate Circuits | |
| |
| |
| |
| Switch-Level Modeling with HDL | |
| |
| |
| |
| Laboratory Experiments with Standard ICs and FPGAs 57 | |
| |
| |
| |
| Introduction to Experiments | |
| |
| |
| |
| Experiment 1: Binary and Decimal Numbers | |
| |
| |
| |
| Experiment 2: Digital Logic Gates | |
| |
| |
| |
| Experiment 3: Simplification of Boolean Functions | |
| |
| |
| |
| Experiment 4: Combinational Circuits | |
| |
| |
| |
| Experiment 5: Code Converters | |
| |
| |
| |
| Experiment 6: Design with Multiplexers | |
| |
| |
| |
| Experiment 7: Adders and Subtractors | |
| |
| |
| |
| Experiment 8: Flip-Flops | |
| |
| |
| |
| Experiment 9: Sequential Circuits | |
| |
| |
| |
| Experiment 10: Counters | |
| |
| |
| |
| Experiment 11: Shift Registers | |
| |
| |
| |
| Experiment 12: Serial Addition | |
| |
| |
| |
| Experiment 13: Memory Unit | |
| |
| |
| |
| Experiment 14: Lamp Handball | |
| |
| |
| |
| Experiment 15: Clock-Pulse Generator | |
| |
| |
| |
| Experiment 16: Parallel Adder and Accumulator | |
| |
| |
| |
| Experiment 17: Binary Multiplier | |
| |
| |
| |
| Experiment 18: Asynchronous Sequential Circuits | |
| |
| |
| |
| Verilog HDL Simulation Experiments and Rapid Prototyping with FPGAs | |
| |
| |
| |
| Standard Graphic Symbols | |
| |
| |
| |
| Rectangular-Shape Symbols | |
| |
| |
| |
| Qualifying Symbols | |
| |
| |
| |
| Dependency Notation | |
| |
| |
| |
| Symbols for Combinational Elements | |
| |
| |
| |
| Symbols for Flip-Flops | |
| |
| |
| |
| Symbols for Registers | |
| |
| |
| |
| Symbols for Counters | |
| |
| |
| |
| Symbol for RAM | |
| |
| |
| Answers to Selected Problems | |
| |
| |
| Index | |