Digital Design

ISBN-10: 0131989243

ISBN-13: 9780131989245

Edition: 4th 2007 (Revised)

List price: $190.00
30 day, 100% satisfaction guarantee

If an item you ordered from TextbookRush does not meet your expectations due to an error on our part, simply fill out a return request and then return it by mail within 30 days of ordering it for a full refund of item cost.

Learn more about our returns policy

Description: For sophomore courses on digital design in an Electrical Engineering, Computer Engineering, or Computer Science department. nbsp; Digital Design, fourth editionis a modern update of the classic authoritative text on digital design.nbsp; This book teaches the basic concepts of digital design in a clear, accessible manner. The book presents the basic tools for the design of digital circuits and provides procedures suitable for a variety of digital applications.

what's this?
Rush Rewards U
Members Receive:
coins
coins
You have reached 400 XP and carrot coins. That is the daily max!

Study Briefs

Limited time offer: Get the first one free! (?)

All the information you need in one place! Each Study Brief is a summary of one specific subject; facts, figures, and explanations to help you learn faster.

Add to cart
Study Briefs
Medical Terminology Online content $4.95 $1.99
Add to cart
Study Briefs
SQL Online content $4.95 $1.99
Add to cart
Study Briefs
MS Excel® 2010 Online content $4.95 $1.99

Customers also bought

Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading

Book details

List price: $190.00
Edition: 4th
Copyright year: 2007
Publisher: Prentice Hall PTR
Publication date: 12/15/2006
Binding: Mixed Media
Pages: 624
Size: 7.25" wide x 9.25" long x 1.10" tall
Weight: 2.662

Mano is Professor of Engineering at California State University, Los Angeles.

Preface
Digital Systems and Binary Numbers
Digital Systems
Binary Numbers
Number-Base Conversions
Octal and Hexadecimal Numbers
Complements
Signed Binary Numbers
Binary Codes
Binary Storage and Registers
Binary Logic
Boolean Algebra and Logic Gates
Introduction
Basic Definitions
Axiomatic Definition of Boolean Algebra
Basic Theorems and Properties of Boolean Algebra
Boolean Functions
Canonical and Standard Forms
Other Logic Operations
Digital Logic Gates
Integrated Circuits
Gate-Level Minimization
Introduction
The Map Method
Four-Variable Map
Five-Variable Map
Product-of-Sums Simplification
Don't-Care Conditions
NAND and NOR Implementation
Other Two-Level Implementations
Exclusive-OR Function
Hardware Description Language
Combinational Logic
Introduction
Combinational Circuits
Analysis Procedure
Design Procedure
Binary Adder-Subtractor
Decimal Adder
Binary Multiplier
Magnitude Comparator
Decoders
Encoders
Multiplexers
HDL Models of Combinational Circuits
Synchronous Sequential Logic
Introduction
Sequential Circuits
Storage Elements: Latches
Storage Elements: Flip-Flops
Analysis of Clocked Sequential Circuits
Synthesizable HDL Models of Sequential Circuits
State Reduction and Assignment
Design Procedure
Registers and Counters
Registers
Shift Registers
Ripple Counters
Synchronous Counters
Other Counters
HDL for Registers and Counters
Memory and Programmable Logic
Introduction
Random-Access Memory
Memory Decoding
Error Detection and Correction
Read-Only Memory
Programmable Logic Array
Programmable Array Logic
Sequential Programmable Devices
Design at the Register Transfer Level
Introduction
Register Transfer Level (RTL) Notation
Register Transfer Level in HDL
Algorithmic State Machines (ASMs)
Design Example
HDL Description of Design Example
Sequential Binary Multiplier
Control Logic
HDL Description of Binary Multiplier
Design with Multiplexers
Race-Free Design
Latch-Free Design
Other Language Features
Asynchronous Sequential Logic
Introduction
Analysis Procedure
Circuits with Latches
Design Procedure
Reduction of State and Flow Tables
Race-Free State Assignment
Hazards
Design Example
Digital Integrated Circuits
Introduction
Special Characteristics
Bipolar-Transistor Characteristics
RTL and DTL Circuits
Transistor-Transistor Logic
Emitter-Coupled Logic
Metal-Oxide Semiconductor
Complementary MOS
CMOS Transmission Gate Circuits
Switch-Level Modeling with HDL
Laboratory Experiments with Standard ICs and FPGAs 57
Introduction to Experiments
Experiment 1: Binary and Decimal Numbers
Experiment 2: Digital Logic Gates
Experiment 3: Simplification of Boolean Functions
Experiment 4: Combinational Circuits
Experiment 5: Code Converters
Experiment 6: Design with Multiplexers
Experiment 7: Adders and Subtractors
Experiment 8: Flip-Flops
Experiment 9: Sequential Circuits
Experiment 10: Counters
Experiment 11: Shift Registers
Experiment 12: Serial Addition
Experiment 13: Memory Unit
Experiment 14: Lamp Handball
Experiment 15: Clock-Pulse Generator
Experiment 16: Parallel Adder and Accumulator
Experiment 17: Binary Multiplier
Experiment 18: Asynchronous Sequential Circuits
Verilog HDL Simulation Experiments and Rapid Prototyping with FPGAs
Standard Graphic Symbols
Rectangular-Shape Symbols
Qualifying Symbols
Dependency Notation
Symbols for Combinational Elements
Symbols for Flip-Flops
Symbols for Registers
Symbols for Counters
Symbol for RAM
Answers to Selected Problems
Index
×
Free shipping on orders over $35*

*A minimum purchase of $35 is required. Shipping is provided via FedEx SmartPost® and FedEx Express Saver®. Average delivery time is 1 – 5 business days, but is not guaranteed in that timeframe. Also allow 1 - 2 days for processing. Free shipping is eligible only in the continental United States and excludes Hawaii, Alaska and Puerto Rico. FedEx service marks used by permission."Marketplace" orders are not eligible for free or discounted shipping.

Learn more about the TextbookRush Marketplace.

×