Verilog HDL

ISBN-10: 0130449113

ISBN-13: 9780130449115

Edition: 2nd 2003 (Revised)

Authors: Samir Palnitkar

List price: $115.00
30 day, 100% satisfaction guarantee

If an item you ordered from TextbookRush does not meet your expectations due to an error on our part, simply fill out a return request and then return it by mail within 30 days of ordering it for a full refund of item cost.

Learn more about our returns policy


Verilog HDL is a language for digital design, just as C is a language for programming. This complete Verilog HDL reference progresses from the basic Verilog concepts to the most advanced concepts in digital design. Palnitkar covers the gamut of Verilog HDL fundamentals, such as gate, RTL, and behavioral modeling, all the way to advanced concepts, such as timing simulation, switch level modeling, PLI, and logic synthesis. Verilog HDL is a hardware description language (with a user community of more than 50,000 active designers) used to design and document electronic systems. This completely updated reference progresses from basic to advanced concepts in digital design, including timing simulation, switch level modeling, PLI, and logic synthesis.
what's this?
Rush Rewards U
Members Receive:
You have reached 400 XP and carrot coins. That is the daily max!
Study Briefs

Limited time offer: Get the first one free! (?)

All the information you need in one place! Each Study Brief is a summary of one specific subject; facts, figures, and explanations to help you learn faster.

Add to cart
Study Briefs
SQL Online content $4.95 $1.99
Add to cart
Study Briefs
MS Excel® 2010 Online content $4.95 $1.99
Add to cart
Study Briefs
MS Word® 2010 Online content $4.95 $1.99
Add to cart
Study Briefs
MS PowerPoint® 2010 Online content $4.95 $1.99
Customers also bought

Book details

List price: $115.00
Edition: 2nd
Copyright year: 2003
Publisher: Prentice Hall PTR
Publication date: 2/21/2003
Binding: Mixed Media
Pages: 496
Size: 7.00" wide x 9.25" long x 1.00" tall
Weight: 1.936
Language: English

(NOTE:Each chapter concludes with a Summary and Exercises.)
About the Author
Basic Verilog Topics
Overview of Digital Design with Verilog HDL. Evolution of Computer-Aided Digital Design. Emergence of HDLs. Typical Design Flow. Importance of HDLs. Popularity of Verilog HDL. Trends in HDLs
Hierarchical Modeling Concepts
Design Methodologies. 4-bit Ripple Carry Counter. Modules. Instances. Components of a Simulation. Example
Basic Concepts
Lexical Conventions. Data Types. System Tasks and Compiler Directives
Modules and Ports
Modules. Ports. Hierarchical Names
Gate-Level Modeling
Gate Types. Gate Delays
Dataflow Modeling
Continuous Assignments. Delays. Expressions, Operators, and Operands. Operator Types. Examples
Behavioral Modeling
Structured Procedures. Procedural Assignments. Timing Controls. Conditional Statements. Multiway Branching. Loops. Sequential and Parallel Blocks. Generate Blocks. Examples
Tasks and Functions
Difference between Tasks and Functions. Tasks. Functions
Useful Modeling Techniques
Procedural Continuous Assignments. Overriding Parameters. Conditional Compilation and Execution. Time Scales. Useful System Tasks
Advanced Verilog Topics
Timing and Delays
Types of Delay Models. Path Delay Modeling. Timing Checks. Delay Back-Annotation
Switch Level Modeling
Switching-Modeling Elements. Examples
User-Defined Primitives
UDP basics. Combinational UDPs. Sequential UDPs. UDP Table Shorthand Symbols. Guidelines for UDP Design
Programming Language Interface
Uses of PLI. Linking and Invocation of PLI Tasks. Internal Data Representation. PLI Library Routines
Logic Synthesis with Verilog HDL. What Is Logic Synthesis? Impact of Logic Synthesis. Verilog HDL Synthesis. Synthesis Design Flow. Verification of the Gate-Level Netlist. Modeling Tips for Logic Synthesis. Example of Sequential Circuit Synthesis
Advanced Verification Techniques
Traditional Verification Flow. Assertion Checking. Formal Verification
Strength Modeling and Advanced Net Definitions Strength Levels
Signal Contention. Advanced Net Types
List of PLI Routines Conventions
Access Routines. Utility (tf_) Routines
List of Keywords, System Tasks and Compiler Directives Keywords
System Tasks and Functions. Compiler Directives
Formal Syntax Definition Source Text. Declarations
Primitive Instances. Module and Generated Instantiation
UDP Declaration and Instantiation. Behavioral Statements
Specify Section. Expressions. General
Verilog Tidbits
Free shipping on orders over $35*

*A minimum purchase of $35 is required. Shipping is provided via FedEx SmartPost® and FedEx Express Saver®. Average delivery time is 1 – 5 business days, but is not guaranteed in that timeframe. Also allow 1 - 2 days for processing. Free shipping is eligible only in the continental United States and excludes Hawaii, Alaska and Puerto Rico. FedEx service marks used by permission."Marketplace" orders are not eligible for free or discounted shipping.

Learn more about the TextbookRush Marketplace.