| |
| |
| Preface | |
| |
| |
| |
| Introduction | |
| |
| |
| |
| Logic Design | |
| |
| |
| |
| The Laboratory | |
| |
| |
| |
| A Brief Review of Number Systems | |
| |
| |
| |
| Hexadecimal | |
| |
| |
| |
| Binary Addition | |
| |
| |
| |
| Signed Numbers | |
| |
| |
| |
| Binary Subtraction | |
| |
| |
| |
| Binary Coded Decimal (BCD) | |
| |
| |
| |
| Other Codes | |
| |
| |
| |
| Solved Problems | |
| |
| |
| |
| Exercises | |
| |
| |
| |
| Chapter 1 Test | |
| |
| |
| |
| Combinational Systems | |
| |
| |
| |
| The Design Process for Combinational Systems | |
| |
| |
| |
| Don't Care Conditions | |
| |
| |
| |
| The Development of Truth Tables | |
| |
| |
| |
| Switching Algebra | |
| |
| |
| |
| Definition of Switching Algebra | |
| |
| |
| |
| Basic Properties of Switching Algebra | |
| |
| |
| |
| Manipulation of Algebraic Functions | |
| |
| |
| |
| Implementation of Functions with AND, OR, and NOT Gates | |
| |
| |
| |
| The Complement | |
| |
| |
| |
| From the Truth Table to Algebraic Expressions | |
| |
| |
| |
| NAND, NOR, and Exclusive-OR Gates | |
| |
| |
| |
| Simplification of Algebraic Expressions | |
| |
| |
| |
| Manipulation of Algebraic Functions and NAND Gate Implementations | |
| |
| |
| |
| A More General Boolean Algebra | |
| |
| |
| |
| Solved Problems | |
| |
| |
| |
| Exercises | |
| |
| |
| |
| Chapter 2 Test | |
| |
| |
| |
| The Karnaugh Map | |
| |
| |
| |
| Introduction to the Karnaugh Map | |
| |
| |
| |
| Minimum Sum of Product Expressions Using the Karnaugh Map | |
| |
| |
| |
| Don't Cares | |
| |
| |
| |
| Product of Sums | |
| |
| |
| |
| Five- and Six-Variable Maps | |
| |
| |
| |
| Multiple Output Problems | |
| |
| |
| |
| Solved Problems | |
| |
| |
| |
| Exercises | |
| |
| |
| |
| Chapter 3 Test | |
| |
| |
| |
| Function Minimization Algorithms | |
| |
| |
| |
| Quine-McCluskey Method for One Output | |
| |
| |
| |
| Iterated Consensus for One Output | |
| |
| |
| |
| Prime Implicant Tables for One Output | |
| |
| |
| |
| Quine-McCluskey for Multiple Output Problems | |
| |
| |
| |
| Iterated Consensus for Multiple Output Problems | |
| |
| |
| |
| Prime Implicant Tables for Multiple Output Problems | |
| |
| |
| |
| Solved Problems | |
| |
| |
| |
| Exercises | |
| |
| |
| |
| Chapter 4 Test | |
| |
| |
| |
| Designing Combinational Systems | |
| |
| |
| |
| Iterative Systems | |
| |
| |
| |
| Delay in Combinational Logic Circuits | |
| |
| |
| |
| Adders | |
| |
| |
| |
| Subtractors and Adder/Subtractors | |
| |
| |
| |
| Comparators | |
| |
| |
| |
| Binary Decoders | |
| |
| |
| |
| Encoders and Priority Encoders | |
| |
| |
| |
| Multiplexers and Demultiplexers | |
| |
| |
| |
| Three-State Gates | |
| |
| |
| |
| Gate Arrays-ROMs, PLAs, and PALs | |
| |
| |
| |
| Designing with Read-Only Memories | |
| |
| |
| |
| Designing with Programmable Logic Arrays | |
| |
| |
| |
| Designing with Programmable Array Logic | |
| |
| |
| |
| Testing and Simulation of Combinational Systems | |
| |
| |
| |
| An Introduction to Verilog | |
| |
| |
| |
| Larger Examples | |
| |
| |
| |
| A One-Digit Decimal Adder | |
| |
| |
| |
| A Driver for a Seven-Segment Display | |
| |
| |
| |
| An Error Coding System | |
| |
| |
| |
| Solved Problems | |
| |
| |
| |
| Exercises | |
| |
| |
| |
| Chapter 5 Test | |
| |
| |
| |
| Analysis of Sequential Systems | |
| |
| |
| |
| State Tables and Diagrams | |
| |
| |
| |
| Latches | |
| |
| |
| |
| Flip Flops | |
| |
| |
| |
| Analysis of Sequential Systems | |
| |
| |
| |
| Solved Problems | |
| |
| |
| |
| Exercises | |
| |
| |
| |
| Chapter 6 Test | |
| |
| |
| |
| The Design of Sequential Systems | |
| |
| |
| |
| Flip Flop Design Techniques | |
| |
| |
| |
| The Design of Synchronous Counters | |
| |
| |
| |
| Design of Asynchronous Counters | |
| |
| |
| |
| Derivation of State Tables and State Diagrams | |
| |
| |
| |
| Solved Problems | |
| |
| |
| |
| Exercises | |
| |
| |
| |
| Chapter 7 Test | |
| |
| |
| |
| Solving Larger Sequential Problems | |
| |
| |
| |
| Shift Registers | |
| |
| |
| |
| Counters | |
| |
| |
| |
| Programmable Logic Devices (PLDs) | |
| |
| |
| |
| Design Using ASM Diagrams | |
| |
| |
| |
| One-Hot Encoding | |
| |
| |
| |
| Verilog for Sequential Systems | |
| |
| |
| |
| Design of a Very Simple Computer | |
| |
| |
| |
| Other Complex Examples | |
| |
| |
| |
| Solved Problems | |
| |
| |
| |
| Exercises | |
| |
| |
| |
| Chapter 8 Test | |
| |
| |
| |
| Simplification of Sequential Circuits | |
| |
| |
| View Chapter 9 at http://www.mhhe.com/marcovitz | |
| |
| |
| |
| A Tabular Method for State Reduction | |
| |
| |
| |
| Partitions | |
| |
| |
| |
| Properties of Partitions | |
| |
| |
| |
| Finding SP Partitions | |
| |
| |
| |
| State Reduction using Partitions | |
| |
| |
| |
| Choosing a State Assignment | |
| |
| |
| |
| Solved Problems | |
| |
| |
| |
| Exercises | |
| |
| |
| |
| Chapter 9 Test | |
| |
| |
| |
| Relating the Algebra to the Karnaugh Map | |
| |
| |
| |
| Answers to Selected Exercises | |
| |
| |
| |
| Chapter Test Answers | |
| |
| |
| |
| Laboratory Experiments | |
| |
| |
| |
| Hardware Logic Lab | |
| |
| |
| |
| WinBreadboard™ and MacBreadboardTM | |
| |
| |
| |
| Introduction to LogicWorks | |
| |
| |
| |
| A Set of Logic Design Experiments | |
| |
| |
| |
| Experiments Based on Chapter 2 Material | |
| |
| |
| |
| Experiments Based on Chapter 5 Material | |
| |
| |
| |
| Experiments Based on Chapter 6 Material | |
| |
| |
| |
| Experiments Based on Chapter 7 Material | |
| |
| |
| |
| Experiments Based on Chapter 8 Material | |
| |
| |
| |
| Layout of Chips Referenced in the Text and Experiments | |
| |
| |
| |
| Complete Examples | |
| |
| |
| Index | |